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ABSTRACT 
A new method for fault diagnosis of lar e scale analo ue 
circuits based on the class concept is %&eloped in phis 
aper. A large analogue circuit is decomposed into 
hockslsub-circuits and the nodes between the blocks are 
classified into three classes. Only those sub-circuits 
related to the faultv class need to be treated. Node , ~~ ~ ~~~~ ~ ~ ~~~ 
;lassibc&on reduces the scope of search for faults, thus 
reduced aner-test time. 'The proposed method is more 
suitable for real-time testing and can deal with both hard 
and soft faults. Tolerance effects are taken into account in 
the method. The class-hased fault diagnosis principle and 
neural network based method are described in some 
details. Two non-trivial circuit exam les are presented, 
showing that the proposed method is gasible. 
1. INTRODUCTION 
Fault diagnosis and testing of analogue circuits has 
become an active research area since 1970's [l, 21. 
Various useful techni ues have been proposed in the 
literature such as %e fault dictiona 
parameter identification technique, and f a J t  v%k%% 
method [l-131. Analogue circuit fault dia nosis 
remains extremely dfficult and becomes the bottkneck 
of automatic testing of mixed-signal circuits. This is 
because of the difficulty of measuring currents, the lack 
of ood fault models similar to stuck-at-one and 
stucf-at-zero fault models in digital circuit test, the 
tolerance of components and the nonlinear nature of the 
analog circuits (the relationship between the circuit 
responses and the com onent characteristics is nonlinear, 
even if the circuit is Pinear). Therefore, only the fault 
dictionary technique is widely appreciated in practical 
engineering application among ,the various Jechniques in 
the literature because of its sim lici and the 
effectiveness. However the traditionay faux dictionary 
technique is based on the Neumann computer principle. 
It has its own vital weakness, that is, it can on1 detect 
hard faults and cannot cope with soft faults. h s o ,  its 
application. is lar ely limited to small. to medium 
analo ue circuits. furthermore, jt  cannot diagnose faults 
in reaf-time for large-scale circuits. 
In order to solve the above problems of the traditional 
fault dictiona method, several artificial neural network 
based approazes have been pro osed for analogue fault 
diagnosis and the have rovezvery promising [6-13 
The neural networi-hase8fault dictionary technique [ la ;  
131 can overcome the weakness of the traditional 
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Neumann computer-based dictionary. It can locate and 
identify not only hard faults but also soft faults. 
Furthermore, in the neural network based fault dictiona 
technique, looking up a dictionary to locate and identig 
faults is actually carried out at the same time of setting 
up the dictionary. It thus reduces the computation and has 
a better real-time feature. However, not much work has 
been done,on the fault diagnosis of large-scale analog 
circuits using artificial neural networks. In a recently 
proposed ,method for fault dia nosis of large-scale 
circuits with tolerance [13], the krge-scale circuits are 
decomposed to several suh-circuits and a hack 
ropagation neural neh,vork (BPNN) is a plied for fault 
rocation in each suh-circuit. The methoa can diagnose 
not only catastrophic faults but also parametric ones. 
In order to further lessen the com lexity of after-test 
diagnosis, a neural network ap roacf based on the class 
concept 13-51 is presented in &is paper. A set of some 
componeints o f  the same characteiisiic in a system is 
called a class. A system may be divided into several 
classes. The characteristics of all the components in each 
class are the same. Thus if we can determine the 
characteristic of anv comnonent in a class. all the other 
components in the'class 'can he determined. From the 
fault diagnosis viewpoint, the class is fault free if a 
component in the class is fault free. In this paper, the 
nodes are classified. The main rule is that: <WO nodes 
belong to the same class if their characteristics are the 
same. Accordin to this rule, the nodes in a circuit can he 
divided into di8erent classes. We only need to diagnosis 
the most possible faulty suh-circuits whose nodes helon 
to the faulty classes, and thus the search space for f a d  
diagnosis is largely reduced. The class method is suitable 
for any scale of circuits in princi le, we particularly 
develop a procedure for block-hasea large-scale circuits 
with classification of tearing nodes. For the final 
component-level fault dia nosis within 
sub-cjrcuitsiplocks, the BPW-base$ fault dictionary 
technique is used, which, together with the 
computation-less node classification concept and circuit 
decomposition method, make it possible to identify the 
faults of large-scale analogue circuits in real-time. 
2. FAULT DIAGNOSIS BASED ON 
CLASS CONCEPT 
Without a loss of generality, it is assumed that the circuit 
under consideration has m+l accessible nodes amone 
total n nodes, and the (m+l node is taken as a referenci, 
actual awessible node voltage vector is J+,, and the set of the accessib I" e nodes is [nl, n2. .. n, The 
Vz., ... Vm]l, and the nominal voltage vector is V,=[V,,, 
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V20,.,. .VJT when all components in the circuit have their 
nominal values. 
We assume that for any accessible node, its node-volta e 
sensitivity with respect to any component is not zero. 8 e  
also take the fact into account that the effects of two 
independent analog faults are highly unlikely to cancel at 
the test nodes. It is obvious that 
Theorem I :  The necessary and almost sufficient 
condition for a system without tolerance to be fault free 
is the test vector V is equal to the nominal V. when the 
same stimulus is applied to the actual and nominal 
circuits. 
The node voltage of the,ith node will become an interval 
when the circuit is with tolerance. Let the nominal 
interval be [V,,,, Vio2], which can be calculated before 
test by the Monte Carlo method, nonlinear rogrammin 
method, or interval algebra alg,orithm. yhe nomina! 
interval vector Vo can be thus obtained. 
Theorem 2: The necessary and almost sufficient 
condition for a system with tolerance to be fault free is 
that the test vector V is within the nominal volta e 
interval Vo when &e same stimulus is applied to #e 
actual and nominal circuits. 
Xi 
Fig. 1. A typical branch and related nodes 
classified into three classes: 
normal (fall within their intervals 
Class 1: is the set of the nodes whose voltages are 
abnormal (fall outside their intervis) q d  
at most one of the node voltaees amone its 
Class 2: contains the no d .  es whose volta es are 
neighbor nodes (not inzluding -the 
reference node) is abnormal. 
Class 3: consists of the nodes that satisfy one of the 
following: 
The node voltaees are abnormal. and at 
least two of the-node voltages among its 
neighbor nodes including the 
reference node) are abnnrmal. 
The node voltages are abnormal and only 
one of the node voltages among its 
neighbor nodes is abnormal, but the 
reference node is one of its neighbor 
nodes. 
I t  is obvious that the relevant branches or com onents in 
Class 1 are fault free because their node voytages are 
normal, while the ones in Class 2 and Class 3 are 
"suspicious" components. And the components UI Class 3 
are more likely to he faulty than those in Class 2. 
Theorem 3: The only possible faulty com onents in Class 
2 are those in the common branches of dass 2 and Class 
3 
Proof: Without loss of generality, it is assumed that 
node 'a" is one of the nodes in Class 2 of the circuit and 
it is linked to its k neighbor accessible nodes (1,2,3.. .k), 
see Figure 2, whose node volta es are V I ,  V2 .. . Vr. By 
defmition there is on1 one o f  V I ,  V2...Vk be ond 1ts 
normal scope of Class 3 let,it be V I .  Gus nodes 1 , 3  I . . .k 
are in Class 1, and node 1 is a node in either Class 2 or 
Class 3. 
t l  
1 3  
Fig. 2. Anode "a" in Class 2 
Note that the reference node is not in the k nodes. 
Supposing that one of the branches 2-a, 3-a, ...! k-a he 
faulty, the nodes voltages of nodes 2, 3,. . . .k will all he 
bevond their normal scooes. This is in contrarv to the 
&$umption that node a ia in Class 2. Thus on19 branch 
I-a can be faulty. Node 1 must he in Class.3. If node 1 is 
in Class 2, then the branch I-a will, he an inner branch of 
Class 2. The fault in branch 1-a will thus only affect the 
node voltages of Vi and V., and have ,no effect on fpe 
nther node voltaees of V,. V,. . .Vb That is. the sensitivitv - ~ -  ~~ .~~~~~~~~~~ ~~~~ 
of any node voltage except t, ,aid V.with respect to thk 
component in branch I-a IS zero. This IS m conflict with 
our assumption. [End of proofl 
Since the faulty components are in Class 3, including the 
common branches of Class 2 and Class 3, so the scale of 
the diagnosis problem is quickly reduced to Class 3. The 
remaining task is simply to fmd the fault components in 
Class 3, equivalently the suh-circuitsiblocks related to 
Class 3. This can be done using the neural network 
method. For a single fault diagnosis of a linear circuit, 
the following expression containing the accessible node 
voltage increments AY. / ( C A V j  2 ) :   (i=1,2 * e *  m) 
j = l  
is a constant whether the fault is a soft or hard one. 
It depends only on the circuit topology and its nominal 
parameter values. Thus AV, / ( z A V j 2 ) '  can be 
m 
j = l  
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of sub-circuits can be summarized as: 
I . Define the faults of interest for the circuit 
2 .  Apply an a ropriate signal to the circuit, measure 
the accesdye node voltages, and calculate the 
feature vectors 
0. Pass the fea$e vectors through B P W s  under 
various faults (including fault-free) conditions and 
train the BPNNs 
@. ldentify the faults at the output of the BPNN 
8extracted as the feature vectors for the fault dictionary, passing through the BPNN (back-propagation neural 
network). The BPNN will not be trained ready until it 
converges at the target value. 
After test, the measured feature vector is a plied to the 
trained BPNN. and the outuut of the B P d i s  the order 
of the faults. The steps involved in the diagnosis process 
3. FAULT LOCATION OF LARGE-SCALE conditions and train the BPNNs. 
CIRCUITS 
For lar e scale circuit diagnosis, a block-based these nodes into three classes. 
methodofogy should be used for various practical reaspns. 
In the proposed method, a large-scale analogue circuit is 
first partitioned into several sub-networks meeting the 
followin requirements: BPNNs. 
%he incident nodes between the sub-networks 
BPNNs under various faults (including fault-free) 
0. Apply the same si nal to the large-scale circuit, 
measure the accessi%le node voltages, and classify 
@. Calculate, the measured feature vectors of the 
sub-circuits which contain Class 3 and apply the 
feature vectors through the corresponding trained 
0. Identify the faults from the output of the BPNNs. 
must be accessible. 
Ensure that the sub-networks are uniquely 
diagnosable. 
The sub-networks must be mutually uncoupled m 
both in topology and in arameters:. 
The networks must !e the minimum-scale 
networks, that is, it cannot be tom to smaller 
sub-networks 
Then the classification of accessible nodes is carried out. 
From the discussion in the above we know that the 
sub-circuits containing only Class 1 and Class 2 are fault 
free. So we only need to identify the faults in the 
sub-networks containin Class 3 nodes. Thus the 
diagnosis procedure can 6e simplified as follows: 
0. Divide the large-scale circuit into sub-circuit 1, 
sub-circuit 2,*- and sub-circuit n 
Fig.3. A voltage amplifier circuit 
0. Define the faults of interest for each sub-circuit. 
0. Apply an appropriate signal to the large-scale circuit, 
simu ate the accessible node voltages, and calculate 
the feature vectors. 
@. For each sub-circuit, pass the feature vectors through 
4. ILLUSTRATIVE EXAMPLES 
let us consider the circuit shown in Figure 3. The circuit is 
tom to 4 sub-networks. The accessible nodes are,3,4, 7, 8, 
12, 13, 14, 15, 17, 18, 21 and 22. The resistors and 
capacitors are assumed to have tolerances of IO%, and the 
transistors are modeled with the GP models in PSPICE, 
with 10% tolerance. The intervals of the accessjble, node 
voltages simulated are shown in Table 1. The circuit was 
measured three times for three different faults and the 
classes of the accessible nodes were determined. The 
measured volta es and the determined classes are also 
given in Table 7. The classes are the same for the three 
measurements. By the theorem, the faults must be in 
sub-circuit x,. Pass the feature vectors throu h the trained 
BPNN and the result of the BPNN shows tfat the faulty 
component is RI, .  In fact, the faults were set to be R,,  being 
short-circuited, open-circuited and of value of 450ohms, 
respectively. The diagnosis results are right, showing the 
validity of the technique. 
5. CONCLUSIONS 
A large-scale analogue circuit can be divided into several 
blocks/sub-networks using certain rules .and the 
accessible (tearing) nodes, can be classified into three 
classes. The components in Class I are fault free, and 
those in Class 2 are also fault free except the common 
branches of Classes 2 and 3. Therefore the fault 
com onents must be Class 3. This reduces the diagnosis 
probfem of a large-scale circuit to locating the faults 
within the sub-circuits containing Class 3 only, thus 
reduced after-test computation and time. The neural 
network method is adopted to find faults at the 
component level, which make it possible to cope with 
tolerance effects, soft faults and on-line diagnosis. The 
nontrivial examples have confirmed the validity of the 
proposed technique. 
ACKNOWLEDGMENTS 
the Fund of Outstandine Youne Scientist of Hunan 
v-735 
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on August 12,2010 at 08:29:23 UTC from IEEE Xplore.  Restrictions apply. 
REF E RE N C E S 
[ I ]  I. W. Bandler and A. E. Salama, “Fault diagnosis 
of analog circuits,” Proceedings of IEEE, Vo1.73, 
No.8, pp.1279-1325, 1985. 
[2] R. W. Liu, ed., Testing and Diagnosis of Analog 
Circuits and Systems, Van Nostrand Reinhold, 
USA, 1991. 
[3] Y. Sun, “Class fault diagnosis theory and 
approaches”, Journal of China Institute of 
Communications, Vol.ll, No.5, 1990. 
[4] Y. Sun, “Investigation on diagnosis of the faulty 
branch-set class,” Journal of China Institute of 
Communications, Vo1.13, No.3, 1992. 
[5] Y. Sun and J. K. Fidler, ”A topological method of 
class-fault diagnosis,” Proc. IEEE Midwest Symp. 
on Circuits and Systems, Washington DC, USA, 
1992. 
[6] R. Spain and S. Upadhyaya, “Linear circuit fault 
diagnosis using neuromorphic analyzers”, IEEE 
Trans. CAS-11. Vo1.44,No.3, pp.188-196, 1997. 
[7] T. Sorsa, H. N. Koivo, and H. Koivisto, “Neural 
networks in process fault diagnosis”, IEEE Trans. 
on Systems, Man and Cybernetics, Vo1.21, N0.4, 
pp.815-825, 1991. 
[8] A. Bemieri, M.D’Apuzzo, L. Somsone, etc, “A 
neural network approach for identification and 
fault diagnosis of dynamic systems”, IEEE Trans. 
IM, Vo1.43, No.6, 1994. 
[9] A. Srinivasan and C. Batur, “HopfielUArt-1 neural 
network-based fault detection and fault diagnosis 
of dynamic systems”, IEEE Trans. Neural 
Networks, Vo1.5, No.6, pp.890-899, 1994. 
[IO] Y. He and Y. Sun, “Neural networks-based 
LI-norm optimization approach for fault diagnosis 
of nonlinear circuits with tolerance,” IEE 
Proceedings: Circuits, Devices and Systems, Vol. 
148, No.4, pp.223-228, August 2001. 
[11]Y. He and Y. Sun, “Fault isolation in nonlinear 
analog circuits with tolerances using neural 
networks,” Proc. IEEE Int. Symp. Circuits and 
Systems, pp.854-857, Sydney, 2001. 
[IZIY. He, Y. Ding and Y. Sun, “Fault diagnosis of 
analog circuits with tolerances using artificial 
neural networks,” Proc. IEEE APCCAS, 
pp.292-295, Tianjin, China, 2000. 
[I31 Y. He, Y. Tan and Y. Sun, “A neural network 
approach for fault diagnosis of large-scale analog 
circuits”, Proc. IEEE ISCAS, pp. 153-156, Arizona, 
USA, 2002. 
V-736 
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on August 12,2010 at 08:29:23 UTC from IEEE Xplore.  Restrictions apply. 
